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Abstract—Resistive switching memories (RRAM) are an at-
tractive alternative to non-volatile storage and non-conventional 
computing systems, but their behavior strongly depends on the 
cell features, driver circuit and working conditions. In particular, 
the circuit temperature and the writing voltage scheme become 
critical issues, determining resistive switching memories perfor-
mance. These dependencies usually force a design time trade-off 
among reliability, device endurance and power consumption, and 
therefore imposing non-flexible functioning schemes and limiting 
the system performance. In this paper we present a writing 
architecture that ensures the correct operation no matter the 
working temperature, and allows the dynamic load of application 
oriented writing profiles. Thus, taking advantage of more efficient 
configurations, the system can be dynamically adapted to over-
come RRAM intrinsic challenges. Several profiles are analyzed 
regarding power consumption, temperature-variations protection 
and operation speed, showing speed-ups near to 700 x compared 
against other published drivers. 
Index Terms—RRAM, ReRAM, Memristor, Temperature, Re-
liability, Reconfigurable, Dynamic Writing Driver 
I. INTRODUCTION 
Memristor based memories, RRAM or ReRAM, are one 
of the most promising alternatives to future storage and 
neuromorphic computing systems. Basically, these devices are 
characterized by their resistive switching capabilities under ex-
ternal stimuli. The resistive switching mechanism is generally 
based on the formation and disruption of a conductive filament 
(CF) across an insulator/semiconductor material, matching a 
Low Resistive State (LRS) and a High Resistive State (HRS). 
However as many emerging technologies, RRAM must 
solve several integration obstacles before being established 
as the next standard. Performance and reliability are two key 
factors that can determine the success of a novel technology 
over another. Process variations, crossbar design and non-
linear selector devices inclusion are the most concerning issues 
that nowadays limit scope to resistive-switching technologies. 
To overcome the related design challenges, reliable [1], [2], 
fast [3], and low-power [1], [3]-[5] writing schemes have been 
proposed. Although most efforts focus on device to device 
and cycle to cycle cell variations, temperature is also a critical 
issue to be addressed in order to ensure the correct behavior 
of RRAM circuits. The wide temperature ranges under which 
resistive switching devices operate constrict the memories 
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trustworthiness. The local (memristor internal) temperature 
plays a key role in the resistive switching mechanisms [6]-
[9]. The conductive filament that grows/dissolves within the 
memristor is affected by its temperature. Together with the 
consumed power, the circuit working temperature describes 
the dynamics of the conductive filament heating processes 
[10]. Consequently, characteristics such as switching speed 
[11] or data-retention ability [12] highly depend on the system 
working temperature. To the end of our knowledge, until [11] 
no driver had dealt with temperature caused problems. 
But not only does the writing scheme and working con-
ditions affect reliability. In the same manner, the device en-
durance strongly depends on the writing voltage characteristics 
[13], [14]. The use of a scheme able to guarantee the memory 
block operations does not ensure an optimal endurance for the 
devices and may cut back the useful lifetime. As presented in 
[15]—[17], depending on the application, reliable, power saving 
or faster profiles may be used. Therefore, usually a trade-off 
between these characteristics is fixed at design time [18]. 
Resistive switching based applications cover a wide range of 
scenarios. From non-volatile memories to reconfigurable de-
vices, parallel datapaths to neural networks and approximated-
computing processors, memristive devices will be required to 
work under varying conditions. If the working conditions vary 
-temperature range, computation load, etc.- the target appli-
cation may benefit from a different and dynamically loaded 
profile. For example, aerospace circuits working at different 
altitudes experience environmental temperature changes. In 
such environments, RRAM data retention characteristics could 
improve by dynamically adapting the used writing amplitudes. 
The same principle could be applied to control the memory 
block endurance before employing drastic system level solu-
tions relying on replicated hardware [19]. Taking advantage 
of a more suitable writing amplitude, related to a different 
HRS/LRS ratio [17], the memory lifetime would improve. 
To address these issues, in this paper we present a writing 
driver adaptable to the memory working conditions that can 
dynamically load different writing profiles. We improve the 
driver presented in [11], supplying it with the additional 
hardware that allows achieving correct operations, no matter 
the working temperature, while focusing on performance, data 
retention, endurance or power consumption goals. 
The circuit temperature catalyzes the switching mechanisms 
that define the device state. For low temperatures, higher volt-
ages and or larger pulses (involving more power consumption) 
are required. Otherwise, using standard writing schemes would 
result in writing failures. Therefore, for critical applications 
working at temperatures as low as 200 K, we must ensure 
the correctness of the operation. Similarly to Dynamic Voltage 
Scaling and Frequency -DVS, DFS- techniques, the dynamic 
driver adapts the RRAM memory writing scheme behavior 
to flexible targets, opening a wide range of programming 
strategies [15]—[17] to be dynamically applied. Thus, the 
driver selects among a myriad of writing strategies improving 
the system performance, power consumption, reliability, data 
retention abilities and HRS/LRS ratio durability, always con-
sidering the circuit working temperature as a critical parameter 
for the memory reliability. 
The proposed architecture has been modularly designed, 
ensuring its compatibility with nowadays resistive-switching 
architectures. Thus, the dynamic driver works for both 1-
Transistor-1-memristor (1T1R), 1-selector-l-memristor (1S1R) 
and 1-memristor (1R) configurations, built in standard 2D or 
stacked 3D architectures [20], [21]. 
In this work we first analyze the impact that circuit working 
temperature has on resistive memories reliability. We present 
the relationships between voltage amplitudes, pulse lengths 
and temperature, always guarantying the correct memory 
behavior. Using the model jointly developed by Stanford, 
Arizona and Beijing university [22], we will extract the 
writing requirements under which, at a specific temperature, 
the memory is able to be correctly written. This model takes 
into account the parasitic capacitance/resistance that appears 
together with the resistive switching structure. 
In a second stage we present the proposed driver, describing 
the hardware modules that allow using dynamic profiles and 
detailing how it guaranties the circuit reliability while working 
on a wide range of temperatures. 
In order to enlighten the driver capabilities, different writing 
profiles are analyzed: 
. Profile sets with dissimilar HRS/LRS ratio, providing 
different device endurance [15]—[17]. 
. Profile sets offering extra protection against temperature 
misreads that may be caused by unexpected changes 
in the die thermal flow, or device to device thermal 
properties variations. 
We bring into comparison their reliability capabilities and 
power consumption, and show the speed-ups this driver 
achieves when compared against other literature schemes. 
The paper is structured as follows. First we introduce the 
memristor dependency on the temperature. Second, we address 
certain limitations that RRAM-based systems suffer. Third, the 
proposed driver is presented together with the novel dynamic 
profiles loading system. The full system implementation and 
related area cost is presented in Section V. Section VI presents 
the achieved speed-ups and power consumptions for different 
profiles. Finally, some concluding remarks are discussed in 
Section VI. 
II. R E S I S T I V E S W I T C H I N G D E P E N D E N C E ON 
T E M P E R A T U R E 
The present paper uses the well known Verilog-A compact 
model of metal-oxide RRAM developed by Stanford Univer-
sity and Beijing University [22]. This model has been validated 
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Fig. 1. HRS and LRS state representation together the used compact model. 
through several oxide devices and covers most physical vari-
ables/mechanisms involved in the resistive switching process. 
More importantly, this model emulates the physical device 
dependence on temperature [22], [23]. As seen in Figure 1, the 
device is composed of a conductive filament, located between 
the top and bottom electrodes, and surrounded by the Metal-
Insulator-Metal (MIM) area. The device state will be between 
the low-resistance state (LRS) and the high-resistance state 
(HRS), depending on whether the CF is formed or dissolved. 
The transitions from HRS to LRS and LRS to HRS are 
called SET and RESET respectively. The used compact model 
describes the device using a conductive cylinder of variable 
height and width to emulate the CF dynamics. 
The CF evolution is defined by the generation/recombina-
tion of oxygen vacancies and oxygen ions at the edge of the 
CF. For the SET operation, this model considers that the CF 
first grows in height until it reaches the opposite electrode, 
and then widens the cylinder base. Translated to the section 
scheme in Figure 1, first the gap x is reduced and then the 
width w would reach its maximum. On the other hand, the 
RESET process is modeled using x gap alone: the application 
of a negative voltage will result on the CF dissolution, and 
therefore on the increment of x until its maximum. 
Both the applied voltage and CF temperature play key roles 
in CF dynamics [6]-[9], catalyzing the involved processes. 
A thorough study revealing the significant role of the circuit 
working temperature -and therefore the RRAM electrodes 
initial temperature- can be found in [24]. Being ah, 6¿, Cj,dk 
constants, the speed of the CF evolution during the SET is 
determined by the following equations: 
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Fig. 2. Required time to perform standard SET and RESET operations using a 
fixed operation voltage, being To the circuit working temperature. Operations 
where the CF did not achieve the desired geometry within the maximum 
considered -1.2 us-, and therefore requiring wider pulses, are plotted in red. 
On the other hand, the current flowing through the device 
heats the CF. Naming Rth as the CF equivalent thermal 
resistance, the CF thermal behavior is modeled by the Joule-
heating equation: 
TCF = T0+ IV Rth (6) 
where To refers the circuit working temperature. 
The complex non-linear relation between the device state 
and the circuit operating temperature and applied voltage is 
displayed in Figure 2. As can be noted, the boundary condi-
tions imposed by To greatly influence the device dynamics. 
Both SET and RESET operations have been simulated at each 
pair of voltage amplitude and circuit temperature. The graphs 
represent the writing time required to completely perform the 
corresponding operation. Voltage amplitude-temperature pairs 
at which the operation is not correctly achieved have been 
computed but omitted to improve the graph readability. In 
agreement with [24], it can be concluded that, given a fixed 
operation length, to succeed in writing lower temperatures 
demand higher amplitudes. Therefore, and most especially 
in aerospace applications where working at extremely low 
temperatures is a requirement, the traditional two level am-
plitude scheme, one for SET, one for RESET, can no longer 
be applied. 
III. OVERCOMING RRAM SYSTEM LIMITATIONS 
The required writing parameters map extracted from the 
analysis presented in the previous section, determines different 
parameter combinations that would lead to correct writing 
operations. If we wish to preserve the system performance 
using a fixed writing pulse length top, larger amplitudes are 
required for lower temperatures. From Figure 2 we could 
extract the minimum voltage amplitude, Vabs, able to achieve 
a correct writing operation within top s for all working 
temperatures within the considered range. Should there not be 
any non-desirable counter effects [25], the voltage amplitude 
Vabs could be employed satisfying the writing requirements in 
the whole temperature range. However, using Vabs as writing 
amplitude no matter the circuit temperature would raise two 
major disadvantages: not only would the power consumption 
be increased, but also the use of an amplitude larger than 
the required would lead to behavioral problems. This section 
gathers some of these concerning issues, all related to the 
RRAM device intrinsic nature. 
A. Spureus Writing in Non-Selected Cells and Leakage 
Memory blocks based on 1R cells come with the advan-
tage of not requiring any additional internal device to select 
the desired cell. However, given the voltage-current device 
behavior, applying the selection voltages to the chosen row 
and column lines would also apply a voltage difference in 
the cells located in these specific row and column, modifying 
their stored values. Consequently, voltages higher than the 
required aggravate spurious writings and may trigger the 
selector threshold. The widely used Vw/2 and Vw/3 writing 
schemes [4], [5], [21], [26] suffer from this spurious selection 
and expose cells to possible non-desired state alterations [22]. 
At the same time, this partial selection produces a leakage 
phenomena that should be addressed [27], [28]. More in depth 
information about how this stress affects data retention can be 
found in [12], [29], [30]. 
To solve this issue design solutions have been proposed by 
the addition of different elements to the 1R cell scheme. A 
first solution introduces a transistor within the cell, building 
up 1T1R cells. 1T1R based schemes, as shown in [31], [32], in-
troduce an additional path to access the transistor gate at each 
RRAM cell. In exchange of the additional logic, the design 
avoids accessing non-target cells, improving reliability. The 
inconvenient area increase coming with the additional CMOS 
transistor, together with supplementary selection line has lead 
to the investigation of alternative crossbar morphologies. 
Most recent efforts focus on the implementation of 1S1R 
cells, with the novelty of introducing an extremely non-linear 
device inside the cell, acting as a selector [33], [34]. Equivalent 
to two in series diodes, these innovative cells are intended to 
provide a customizable voltage threshold starting from which 
the cell would be selected. 
B. Lifetime Reduction 
The second non-desired effect, derived from the use of 
larger voltages, is thoroughly described in [13]. There, the 
device endurance (number of consecutive SET-RESET that 
a single device supports with no HRS/LRS ratio serious 
degradation) is studied and modeled. The results indicate that 
operation voltage amplitudes, and therefore switching speed, 
have a huge impact in the device degradation. The use of 
higher amplitudes would then reduce the RRAM lifetime. 
In a similar way, [35] relates endurance capabilities and the 
operation duty cycle, and therefore the applied energy. In [36] 
a different cycle-stress degradation model states the relation 
between HRS stress current and device degradation. 
Similar conclusions can be found in recent works [14], [20], 
relating excessive operation voltage amplitudes with endurance 
reduction. 
Regarding 1T1R cells, the study accomplished in [15]—[17] 
indicated how different configurations of word-line (WL), bit-
line (BL) and source-line (SL) voltages greatly affect the 
devices lifetime. 
A myriad of studies have focused on accurately describing, 
modeling and palliating RRAM degradation. Thus, this stress-
caused lifetime reduction has raised as one of the most 
concerning issues to be addressed before RRAM technologies 
get solidly established. Alternative schemes like [2] improve 
oxide devices endurance. The work in [19] evaluates the 
impact of RRAM read/write endurance on system failure, and 
even proposes reconfiguration approaches in which damaged 
resistive cells would be substituted by healthy ones. Even 
though this novel approach extends the system life time, it 
multiplies the consumed area. 
C. Latency, Endurance, Power Consumption and Data Reten-
tion Trade- Offs 
But not only does the applied writing voltage influence 
endurance. Write schemes that focus on data retention under 
stress conditions, may result in a faster device degradation, 
shortening its lifetime and imposing a hard trade-off [21], [37]. 
The solid conclusions presented in [15]—[17] enlighten the 
explicit trade-offs between HRS/LRS ratio, operation latency, 
device endurance, power consumption and data retention. Sev-
eral writing configurations are proposed, emphasizing towards 
a specific application target. 
D. Proposed Solution 
When using RRAM based systems two major issues, regard-
ing writing amplitudes and working temperature, need to be 
addressed. Firstly, higher voltages are needed to ensure the cor-
rect writing of memory blocks working at low temperatures. 
Secondly, the use of amplitudes larger than required would 
lead into functional errors, endurance and leakage problems. 
We present an improved driver based on [11] to pro-
vide the most suitable writing amplitude depending on the 
working scenario and the application strategy. We propose 
a dynamic writing scheme that, similarly to DVS and DFS 
techniques, adapts the resistive switching blocks behavior to 
the circuit working temperature and application requirements. 
Consequently, our proposed solution increases the system 
adaptability and released the circuit designer from the hard 
trade-offs early imposed by a rigid, single amplitude driver. 
IV. DYNAMIC PROFILE THERMAL-ADAPTIVE 
WRITE ARCHITECTURE 
The modular architecture of the proposed writing driver is 
represented in Figure 3. The basic structure presented in [11] 
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Fig. 3. Proposed writing architecture and interconnection of memory blocks 
in standard 2D and stacked 3D morphologies. The figure shows an S-sensors 
network connected to the temperature-handler core, together with the different 
voltage references supplier. The rows/columns demux-mux circuitry provides 
access to an M x N RRAM memory. 
is improved, revising the maintained modules and introducing 
new ones required by new functionalities. Four main modules 
compose the driver: 
. S temperature-sensors surrounding the memory blocks. 
. A light communication network [38]. 
• The profile-temperature-handler core. 
• The different voltage references system. 
As described in ZD and 2D diagrams, the interconnection 
and distribution of surrounding sensors, submodules, and 
light-network guarantees design compatibility with both 1T1R 
and 1R/1S1R memory blocks: CMOS temperature sensors 
are placed next to the standard read and write access cir-
cuitry, close to the resistive memories. Low power CMOS 
temperature sensors present in the literature [39], or add-
hoc sensor solutions can be interconnected using a light 
network [38]. This network scheme serves for calibration, 
sensing and transmission of any thermal information to the 
profile-temperature-handler core. Additionally, and thanks to 
its time-multiplexing scheme, this network could also drive 
supplementary information, such as devices aging [38], pro-
viding valuable intelligence to be used for the dynamic profile 
selection by the profile-temperature-handler core. 
Using the proposed driver, all temperature-caused errors are 
fully mitigated, achieving the correct writing of the desired 
value. During this operation, a specific voltage amplitude is 
dynamically selected, ensuring that the writing process uses 
the most suitable voltage to accomplish the process regarding 
the loaded profile target. 
A. Optimal Voltage Amplitude Selection 
Writing operation starts by loading a temperature-voltage 
amplitudes profile in the profile and temperature handler core, 
targeting for a previously defined configuration (endurance, 
data retention, power consumption, etc.). 
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When a write operation starts, first, the profile and tem-
perature handler core -or PTHC- decides whether a new 
temperature sensing should be performed or it relies on a 
previous measure. If a new temperature shall be acquired, a set 
of S different temperature measures are taken by the sensors 
surrounding the memory. These measurements are driven to 
the main core where the target RRAM cell temperature is 
computed. The required voltage amplitude is selected based 
on this temperature among a discrete set of values, and once 
driven to the selected cell, the writing operation takes place. 
B. Profile-Temperature Handler Core 
The profile and temperature handler core, represented by 
Figure 4, is in charge of the remaining operations. 
First, the sampling control module manages whether or 
not a new sensing should take place. Based on the expected 
heat flow Hmax, a sampling frequency fs defines the error 
estimation [41] 
H„ 
^sampling fs (7) 
Usually, given the large inertia the temperature flow has, 
a low frequency is enough to correctly sense the memory 
temperature changes, barely affecting consumption and system 
performance. Sampling control module hardware implementa-
tion controls fs relying on a simple configurable end-count 
counter. 
If a new temperature measurement is commanded, PTHC 
first de-multiplexes the time-multiplexed thermal information 
broad-casted by the network, and reconstructs the temperature 
sensed by each one of the S sensors. 
Using these temperature reads and the cell location, temper-
ature computation module computes the cell temperature. This 
temperature value is stored in the computed temperature buffer 
to be used until -commanded by sampling control module-
its value is overridden. This temperature value decodes the 
suitable writing voltage amplitude index stored in the look-
up table -LUT-. Finally, this voltage index selects the desired 
amplitude, wired from the different voltage references system 
to the row/column drivers, achieving the satisfactory writing 
of the desired value in the target cell. 
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C. Dynamic Profiles 
In [11] a new methodology for the calibration of physi-
cal devices is presented together with an algorithm for the 
selection of optimum voltage amplitudes regarding thermal-
variations protection and power consumption. 
As introduced in Section III, those voltages can be specified 
not only to ensure a correct operation no mater the working 
temperature, but to optimize different memory characteristics: 
device endurance, data retention, thermal-variations extra pro-
tection, power consumption or a solid HRS/LRS ratio. Dif-
ferent writing profiles suit different applications. Depending 
on the application orientation, a distinct profile would be 
desirable to match a particular target. Our proposal allows 
to dynamically change those oriented profiles, optimizing the 
memory behavior given a desired application target and/or 
environment characteristics. 
The profile writing module subcircuit, shown in Figure 4, 
provides this functionality by safely replacing the values stored 
in the temperature-voltage amplitudes LUT for those related 
with the new profile to be loaded. 
Profile Writing Process: The proposed scheme adds the 
hardware needed for the reconfiguration of the LUT locating 
the temperature-voltage decoding information. The profile 
writing module handles the process as detailed in Figure 5. 
To avoid possible writing problems, after the chip selector 
(pwm_CS) signal enables the profile-writing module, the re-
sistive memory block is momentarily set to read-only mode. 
When the reconfigure signal, pwm_r, is activated, the new 
temperature-voltage decoding codes are in-series stored within 
the LUT. At the end of the process, and after pwm_r signal 
is deactivated, the resistive memory block is restored to 
write/read mode, and the updated profile can be used. 
D. Different Voltage References System 
The different voltage references system provides the required 
U discrete stable voltage amplitudes. To guarantee the stability 
of these signals, a bandgap voltage reference module has been 
used. 
Figure 6 describes the implemented system. Instead of 
using U bandgap modules to provide U different outputs, 
we employed a single bandgap that stabilizes the voltage 
v_BG, followed by a CMOS voltage divider that generates the 
remaining amplitudes. This approach reduces the consumed 
area to near Í/U of the full version. Additionally and due 
to the n -transistor proximity, by using the CMOS voltage 
divider we reduce process variation effects. At design stage, by 
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Fig. 6. Dynamic voltage references system, composed of a bandgap voltage Fig. 7. Implemented 40 ran bandgap voltage reference, 
reference followed by an U stage CMOS voltage divider. 
tunning R_eqX and C_eql equivalent resistors and capacitors 
the bandgap robustness against PVT can be optimized [42]. 
E. Optional Modules 
Variability in RRAMs is one of the most concerning issues 
to be solved in memristive applications. Both device to device 
and cycle to cycle fluctuations can compromise the system re-
liability. To fight against variability caused problems, systems 
like [1], [3], [40] provide variability protection during write 
operations. 
The modular design of the proposed driver allows em-
bedding this kind of solutions. Figure 4 shows how the 
writing voltage leaving the temperature handler core would 
be controlled by the variation aware module. Using the refer-
ence i _ r e f and feedback i _ s e n s e d currents, the variation 
aware module controls the operation state and handles the 
writing voltage accordingly. 
V. FULL SYSTEM IMPLEMENTATION 
Together with profile writing module, the study of the 
hardware sizing and insights are thoroughly described. 
To study the hardware sizing and area cost related to the 
proposed driver, different implementations have been built 
using commercial 40 nm CMOS technology. 
A. Profile and Temperature Handler Core 
1) LUT implementation: The area overhead introduced by 
the profile-temperature-handler core is mostly dominated by 
both LUT's and combinational hardware contributions. Dif-
ferent systems with dissimilar temperature resolutions have 
been designed and simulated. We extracted from these results 
that a temperature resolution of 2°C is enough to mitigate 
all thermal-variation caused writing errors. As the considered 
temperature range goes from 200 K to 380 K, using 7 bits 
to decode the selected amplitude, a 128 word LUT, with 4 
bits per word was implemented. The use of a compact SRAM 
implementation only requires 14 x 63 ¡j,m?. Those memories 
whose RRAM cells dependence on temperature requires from 
higher resolution, could easily increase the LUT size: for Io C 
and 0.5°C resolutions, the LUT area would increase by 2x 
and 4 x respectively. 
2) Remaining Circuitry: The rest of the circuitry has been 
first described in HDL description language for its later 
synthesis using standard cells provided by the used 40 nm 
technology. 
The functioning of the interconnection network [38] eases 
the scalability of the incorporated temperature sensors. As the 
information is time-multiplexed in the transmission, and the 
temperature computations are performed and buffered over 
fixed registers, the area cost of increasing the number of 
sensors only increases the word-length of some used registers. 
Thus, being 7 the bits used to encode the temperature, the 
cost of use S = 2R sensors would be translated into a 
7 + R + 1 registers word-length. Furthermore, as the tem-
perature computation module requires a division during the 
temperature calculus, defining S as a power of two allows us 
to avoid a costly 1/S* divider and use instead a simple register 
shifter, saving both power and area. The synthesized profile 
and temperature handler core without its LUT consumes a 
total area of 36.63 x 30.18 /im2. 
B. Different Voltage References System Implementation 
Figure 7 shows the full custom compact design -only 
51 Aum x 30.9wm- of the used bandgap voltage reference [42]. 
As introduced in the Section IV, due to the voltage divider 
regular design together with the n-transistor proximity, the 
voltage references system is hardened against process varia-
tions. For the experiments shown in next section the following 
voltage levels supplied the different voltage reference system: 
V_REG= 3.3V, VSS_BG= 2.1V, VSS_DIV= IV. Using the 
above supply signals, all the required 17 voltage levels, from 
2.6V to IV, were correctly generated. 
VI. TEMPERATURE AWARE, RELIABLE ORIENTED 
PROFILES SIMULATION AND RESULTS 
As introduced before, several works have thoroughly studied 
writing profiles focused on durability or power consumption. 
In this work we will analyze the power consumption and 
performance impact of nine independent profiles, resulting 
from the combination of three distinct pairs of RON - ROFF 
ratios and three different protection levels against tempera-
ture variation. Supposing each RON - ROFF ratio has a 
TABLE I 
CF CYLINDER SIZES RELATION WITH DEVICE'S RESISTANCE, USING A 
READ VOLTAGE OF 0.1 V. RELATIVE SIZES COMPARED AGAINST WIDEST 
(WMAX) CYLINDER AND LARGER GAP (XMAX) [22], BEING 3.65 M i l 
AND 5 Kfl THE HRS AND LRS MODEL BOUNDARIES. 
Profile 
Pix 
P2X 
Psx 
CF Relative Size 
70% 
80% 
90% 
HRS 
390 Kfl 
822 Kfl 
1.72 Mfl 
LRS 
10.26 Kfl 
7.86 Kfl 
6.21 Kfl 
Ratio 
38 
104.6 
276.9 
TABLE II 
DIFFERENT PROFILES AND MAXIMUM TEMPERATURE DEVIATION THEY 
CAN ASSUME AND MITIGATE. 
Profile MAX temperature deviation Aj 
PX1 0°C 
PX2 5°C 
Pxs 10°C 
characteristic durability [15]—[17], the user gains the ability 
of dynamically selecting the desired hardening level against 
temperature variations while choosing a more suitable con-
figuration regarding the power consumption/endurance trade-
off [15]—[17]. For each considered profile P¿¿, i refers the 
HRS-LRS resistance pair and j the level of protection against 
thermal variations. 
Section II described how the compact model emulates the 
device CF evolution using a conductive filament characterized 
by both magnitudes x and w. Table I shows the different 
HRS-LRS resistance levels used in this experiment and their 
relationship with individual combinations of the cylinder sizes. 
We use the metrics sPxy and rPxy to measure the quality 
of the simulated operation. Using the computed sizes -Xfinai, 
wfinal- of x and w CF magnitudes, and naming xPxy, wPxy 
as the CF sizes at which for a specific profile we consider 
the operation as correctly accomplished, the metrics can be 
defined as follows: 
= max(0,w,inal-wPxv) y 1QQ,%s ( § ) 
y wPxy 
= max(.0,xfinal-xP*v) y 1QQ,%) ( 9 ) 
In those operations where sPxy or rPxy values are greater 
than zero the writing has not been correctly accomplished, 
and therefore a writing error arises. sPxy or rPxy values near 
100% mean that the writing operation has not been able to 
store the desired value. 
As introduced in Section V, the sensors and temperature 
evaluation scheme were sufficient to provide reliable temper-
ature estimates and to mitigate all errors withing the TC 
resolution. However, embedded critical systems may require to 
decrease its working frequency -and therefore the temperature 
sampling frequency- which would lead to an increment of the 
computed temperature error. Additionally, due to aging effects 
the temperature sensor could increase its error. To address 
those scenarios, we consider profiles with additional protection 
against sensor malfunctioning errors or sudden and unexpected 
local temperature changes, which may cause errors not able 
to be mitigated. To that end we define three distinct PXj 
profiles with a different protection level against temperature 
variations. Therefore, as shown in Table II, using PXj the 
driver will mitigate all possible malfunctions caused by errors 
in the temperature estimation A¿. 
Resistive switching speed is one of the concerns to be dealt 
with during design stages. In the following experiments we 
fix the writing operation to have a maximum length of 1 ¡J,S. 
To obtain the optimal voltage amplitudes that guarantee the 
correct operation in each considered temperature, we followed 
a specific RRAM cell characterization methodology. First, we 
simulated the updated RRAM model (1R and 1T1R cell con-
figurations) in Cadence S p e c t r e simulator, using a 40 nm 
commercial technology for CMOS components, and sweeping 
both circuit temperature and writing amplitude parameters. 
Given the capabilities extracted from the commercial CMOS 
process design kit models, for 1T1R cells we considered a 
temperature range starting at 220 K. With those results we 
built 2-dimensional arrays containing the resulting values of 
x and w CF magnitudes. 
We filter, using the previously defined metrics sPxy and 
rPxy, the circuit temperature-voltage amplitude pairs at which 
the writing operation is not correctly performed. Finally, we 
obtained the optimum temperature-voltage values matrices 
Mij related to each profile Pj¿ after applying the voltage 
selector algorithm [11]. 
A. Required Voltages and Power Consumption Results 
Tables I and II gather the characteristics of each one 
of the nine characterized profiles. Figure 8 summarizes the 
required voltages and consumed energies per operation, for 
both 1R and 1T1R cells depending on the configurable profile 
used by the driver. Higher HRS/LRS ratio profiles, related 
with data retention oriented strategies, use larger amplitudes 
and therefore consume more power than low HRS/LRS -and 
usually higher device endurance- profiles [17]. 
As expected, lower temperatures require higher voltages and 
energies. It can be noticed how in 1T1R schemes, the in-
sertes transistor modulates the current through the memristor, 
while diminishes the effective applied voltage. This effect 
raises two immediate consequences: First, for the same applied 
voltage 1T1R cells are slower than 1R. Second, slightly higher 
operation voltages are required. 
For SET processes, the use of discrete voltage amplitudes 
and pulse lengths creates an increment in power consumption, 
producing the saw-tooth like curves, that can be compared 
against the most energy efficient curve. All required voltages 
can be coded using 4 bits as the profiles consuming the 
larger number of different voltages, P%x during SET process 
in 1T1R cells, only required 11 levels. Therefore, the LUT 
area estimation described in Section V is enough to store all 
considered profiles. In the same way, the temperature-voltage 
amplitudes relation extracted from the initial study of Section 
II is presented for every simulated profile. For each profile, an 
almost decreasing linear staircase approximation can be used 
to model this voltage-temperature dependency. However, it 
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Fig. 8. Required voltages and consumed energies for every considered profile at each working temperature, for both IR and 1T1R cells. 
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traditional one (in red) at To = 200K. Traditional schemes would require 
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TABLE III 
C A L I B R A T E D VOLTAGE A M P L I T U D E S R E Q U I R E D F O R E A C H C O N S I D E R E D 
PROFILE. 
Cell Type 
1R 
1T1R 
Operation 
SET 
RESET 
SET 
RESET 
Required Amplitude 
Pix 
1.25 
1.85 
1.3 
1.9 
P2X PiX 
1.25 1.3 
2.1 2.3 
1.3 1.3 
2.1 2.35 
must be remarked that, as the simulated temperature gets closer 
to the CMOS process design kit limit, this approximation can 
no longer be used. As shown in the 1T1R cell SET process, 
lower temperatures exhibit an exponential shape. 
B. Reliability and Speed-Up Results 
Until [11], drivers presented in the literature varied the 
SET/RESET processes duration to correctly achieve the de-
sired operation in presence of PVT variations using two 
distinct schemes. A first one enlarges/decreases the writing 
pulse until the operation is correctly accomplished [1], [40]. A 
second scheme consecutively performs write-read operations 
until the device state is satisfactorily switched [43], approach 
that can be complemented with incremental amplitudes [2]. 
Both protection mechanisms dramatically reduce the system 
performance in presence of high temperature variations. To 
correctly perform the switching at temperatures lower than 
the nominal (temperature at which the driver is calibrated, 
usually 300 K), both first and second variable pulse-length 
approaches would require from larger operation lengths. The 
transient displayed in Figure 9 compares a SET operation using 
the proposed approach and the traditional one. 
We have computed the inaccuracy of using a scheme 
considering fixed voltage amplitudes, no matter the working 
temperature conditions, together with a maximum writing 
pulse of top. In the same manner, we have simulated the 
time required to perform SET/RESET processes for each PiX 
dynamic profiles, comparing the operation speed when using 
both the proposed scheme and [40]. The first step in the 
procedure to simulate the writing approach [40] corresponds 
to the calibration of SET and RESET writing amplitudes. 
Using the fixed 1 ¡is pulse length we calculated the minimum 
amplitudes that completely accomplish the desired operation, 
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Fig. 10. Operation error dependence on temperature. While the scheme using 
the proposed driver is able to correctly behave under low temperatures, the 
classic fixed-voltage amplitude driver produces operation errors. 
for each considered profile. Those amplitudes, captured in 
Table III, were used to compute the operation inaccuracy 
under fixed voltage pulse length and amplitudes, as well as 
the pulse length required to perform the device switching at 
each considered temperature, for the different profiles. 
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Fig. 11. Achieved speed-ups comparing the proposed scheme against variable-
pulse-length schemes presented in literature under low-temperature conditions. 
1) Fixed-Amplitude Scheme Error Results: To characterize 
how inaccurate a fixed voltage amplitude scheme can behave 
working under a fixed writing time, we simulated both li? and 
ITIR memories using 1 ¡J,S as the limiting operation length. 
Figure 10 shows the errors obtained after applying sPxy and 
rPxy metrics to the simulation results. It can be extracted that 
low temperatures produce a dramatic effect undermining the 
fixed-amplitude driver efficacy. 
2) Speed-Up Results: We compare the minimum time re-
quired to correctly achieve a writing operation using a fixed-
voltage amplitude scheme with variable pulse length against 
our fixed 1 /xs, dynamic amplitude driver. To this purpose we 
computed the pulse length that satisfies both sPxy and rPxy 
metrics, ensuring 0% error at each considered temperature. 
In our proposed architecture no matter the working temper-
ature our driver guarantees the system 1 ¡J,S operation, while 
works like [2], [40], [43] would enlarge the operation length, 
or even repeat it until the cell achieves the desired state. 
Given the cell dependence on the circuit working tempera-
tures, for traditional drivers we find two different temperature 
sub-ranges, divided by the room temperature at which the 
driver writing voltages have been set. 
For temperatures over room temperature, in schemes like 
[40], even though the device switching may occur earlier 
choking the cell voltage feeding, the writing operation timing 
would be guarded. Consequently, no timing difference would 
exist compared against our driver. 
However, significant speed-ups -ratio between required time 
using the cited literature approaches and our proposed one-
appear at lower temperatures. As shown in Figure 11, speed-
ups near to 700 x -1R- and 70 x -1T1R- have been accom-
plished depending on the used profile, showing one the great 
advantages of using a variable amplitude scheme. 
VII. CONCLUSIONS 
Reliability, power consumption and device durability are the 
most pressing issues to be addressed to reinforce RRAM as 
the leading technology of future storage and novel computing 
paradigms. In particular the close relationship between writing 
process characteristics and RRAM features impose hard trade-
offs during system design process. On the other hand, the 
circuit temperature strongly affects RRAM behavior, catalyz-
ing the switching processes and, therefore, the memory block 
characteristics. 
In [11] we proposed an innovative adaptive writing ar-
chitecture for RRAM memories, able to correct any behav-
ioral error that may appear during writing process due to 
temperature variations. In this paper we improve the driver 
introducing characteristics reconfiguration, allowing different 
writing approaches to be dynamically applied. By using the 
proposed solution and depending on the working scenario, 
less power, more durable or more reliability oriented profiles 
can be employed. Therefore, more efficient and optimized 
configurations can be utilized in critical applications such 
as aerospace circuits, while being able to ensure the correct 
behavior in a wide range of temperatures. 
Nine different profiles, varying the cell HRS/LRS ratio and 
the level of protection against temperature sensing errors have 
been analyzed, characterizing their power consumption and 
required voltage amplitudes. Additionally, we have compared 
the proposed approach against other drivers able to handle 
RRAM thermal-caused miss-behaviors, obtaining notable writ-
ing operation speed-ups near to 700 x in certain working 
temperatures. 
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